Skip to main content

TODO

Interrupt sequences
Virtual sequence and sequencer
Virtual classes?
score boards and subscribers
unique variables without using rand: uses suffle method of array.
Phase jump
sequence grab and ungrab
good practice: in reset phase reset all variables.. and states in tb/components.
uvm callbacks.
uvm objections. what is the best place to include them?
uvm config db and resource db
UVM report catcher.
UVM phasing.
How does UVM start execution.

UVM questions:
 multiple drivers to one sequencer
multiple sequencers to one driver.
User defined /custom phases How to use?
Driver with request and response.
Differences between lock and grab
set different arbitration types for sequencer?
sequencer arbitration at item level or arbitrate at sequence level.
assertions and properties. complex uses.
uvm_domain
multi dimensional array constraints.
phase ready to end.
Processes and fork and join examples with scopes.
force: -deposit, -freeze and -drive differences.
Sequence layering


SV:
- queues, mailboxes what happens when full and empty?
- constraints both in class and inline what happens?
- clocking blocks and uses?
Event regions


pre-processing in verilog/systemverilog.
gcc/g++ common flags



Comments

Popular posts from this blog

Verdi Uses - I

COVERAGE While going through some of the blog posts, i found that the Verdi supports even coverage right out of the box, but from the 2014 Version. Well till now, we relied on the URG reports and the DVE to review the coverage and apply waivers and create exclusion files. Looks verdi supports all the features.. I did not get any hands on the features of this option, soon i will find some time to play around with this option of coverage in Verdi. How to launch the verdi with coverage. $> verdi -cov -covdir <PATH_TO_TB>.simv.vdb -covdir <PATH_TO_TEST1>.simv.vdb -covdir <PATH_TO_TEST2>.simv.vdb...  You can pass multiple covdirs, where in all the results will be merged. References: SYNOPSYS SITE Think Verification  

Virtual Sequence and Virtual Sequencer in UVM

Virtual sequences and sequencers in UVM are just virtual containers of multiple sequences and sequencers. Using virtual sequencers and sequences can be done in these three ways: Using only virtual Sequence and handles of sequencers inside the virtual sequence. Using Virtual sequencer to hold the sequencers Same as step 2, by using uvm_declare_p_sequencer. Virtual Sequencer does not create any sequencer objects, rather it points to other physical sequencers in different agents.  Virtual Sequencer extends from uvm_sequencer. Virtual sequence will create its sequences and start them. Running sequences can be controlled by user in the body() task. virtual sequence extends from uvm_sequence. METHOD-1: In this method, we will have one base virtual sequence which will hold the handles to different sequencers. Here we dont use any virtual sequencer. We just use the nested seqeunces with handles ot sequencers inside sequence itself. //This is the base virtual se...

Good uses of System Verilog DPI..

What is DPI?? Well, The easiest answer is Direct Programming Interface. The DPI is used to communicate the system verilog/ Verilog code to any other language. Well DPI has its own advantages over PLI.  You can check out the differences between the DPI and PLI   HERE . With DPI, you can directly call the c-functions from system verilog code and vice versa. With lot of SOCs and complicated chips in the silicon industry, sometimes you cannot completely live with the generic UVM/System verilog to write complete stimulus for complete chip.  Basics of DPI, Basics of DPI can be found when you google it.  There are some interesting cases where you will find the uses of DPI. I will get through some advanced take aways from IEEE 1800.2012 LRM. You cannot export the objects with in class. You can export only from static objects. exporting the tasks/functions should be in a module/program/interface scope.[or any static scope] . ..... Bear with me as th...