Skip to main content

Inheritance in SystemVerilog

Explain Inheritance

Comments